Your browser does not support JavaScript or JavaScript is not enabled. Without JavaScript some functions of this webapplication may be disabled or cause error messages. To enable JavaScript, please consult the manual of your browser or contact your system administrator.

Project

Improvements to the FPGA Architecture for Optimising the Interconnection Structure

Information

Project Team

Organisations

Outputs and Outcomes

Doctoral researcher

Xiaoke Wang

Department of Electronics and information systems (ELIS)

Administrative supervisor

Dirk Stroobandt

Department of Electronics and information systems (ELIS)