Manage settings
MENU
About this site
In het Nederlands
Home
Researchers
Projects
Organisations
Publications
Infrastructure
Contact
Research Explorer
Your browser does not support JavaScript or JavaScript is not enabled. Without JavaScript some functions of this webapplication may be disabled or cause error messages. To enable JavaScript, please consult the manual of your browser or contact your system administrator.
Researcher
Elias Vansteenkiste
Profile
Projects
Publications
Activities
Awards & Distinctions
23
Results
2019
CRoute: a fast high-quality timing-driven connection-based FPGA router
Dries Vercruyce
Elias Vansteenkiste
Dirk Stroobandt
P1
Conference
2019
2018
Hierarchical force-based block spreading for analytical FPGA placement
Dries Vercruyce
Elias Vansteenkiste
Dirk Stroobandt
P1
Conference
2018
How preserving circuit design hierarchy during FPGA packing leads to better performance
Dries Vercruyce
Elias Vansteenkiste
Dirk Stroobandt
A1
Journal Article
in
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS
2018
2017
Liquid : high quality scalable placement for large heterogeneous FPGAs
Dries Vercruyce
Elias Vansteenkiste
Dirk Stroobandt
P1
Conference
2017
2016
A fully parameterized virtual coarse grained reconfigurable array for high performance computing applications
Amit Kulkarni
Elias Vansteenkiste
Dirk Stroobandt
Andreas Brokalakis
Antonios Nikitakis
P1
Conference
2016
EXTRA : towards the exploitation of eXascale technology for reconfigurable architectures
Dirk Stroobandt
Ana Lucia Varbanescu
Catalin Bogdan Ciobanu
Muhammed Al Kadi
Andreas Brokalakis
George Charitopoulos
Tim Todman
Xinyu Niu
Dionisios Pnevmatikatos
Amit Kulkarni
et al.
P1
Conference
2016
Liquid : fast placement prototyping through steepest gradient descent movement
Elias Vansteenkiste
Seppe Lenders
Dirk Stroobandt
P1
Conference
2016
New FPGA design tools and architectures
Elias Vansteenkiste
Dirk Stroobandt
Dissertation
2016
Runtime-quality tradeoff in partitioning based multithreaded packing
Dries Vercruyce
Elias Vansteenkiste
Dirk Stroobandt
P1
Conference
2016
2015
Analyzing the divide between FPGA academic and commercial results
Elias Vansteenkiste
Alireza Kaviani
Henri Fraisse
P1
Conference
2015
EXTRA : towards an efficient open platform for reconfigurable high performance computing
Catalin Bogdan Ciobanu
Ana Lucia Varbanescu
Dionisios Pnevmatikatos
George Charitopoulos
Xinyu Niu
Wayne Luk
Marco D Santambrogio
Donatella Sciuto
Muhammed Al Kadi
Michael Huebner
et al.
P1
Conference
2015
Estimating circuit delays in FPGAs after technology mapping
Berg Severens
Elias Vansteenkiste
Karel Heyse
Dirk Stroobandt
P1
Conference
2015
FASTER: facilitating analysis and synthesis technologies for effective reconfiguration
D Pnevmatikatos
K Papadimitriou
T Becker
P Böhm
A Brokalakis
Karel Bruneel
C Ciobanu
Tom Davidson
G Gaydadjiev
Karel Heyse
et al.
A1
Journal Article
in
MICROPROCESSORS AND MICROSYSTEMS
2015
Identification of dynamic circuit specialization opportunities in RTL code
Tom Davidson
Elias Vansteenkiste
Karel Heyse
Karel Bruneel
Dirk Stroobandt
A1
Journal Article
in
ACM TRANSACTIONS ON RECONFIGURABLE TECHNOLOGY AND SYSTEMS
2015
Logic Gates in the routing network of FPGAs (Abstract Only)
Elias Vansteenkiste
Berg Severens
Dirk Stroobandt
C3
Conference
2015
2014
Parameterised FPGA reconfigurations for efficient test set generation
Alexandra Kourfali
Elias Vansteenkiste
Dirk Stroobandt
P1
Conference
2014
TPaR: place and route tools for the dynamic reconfiguration of the FPGA's interconnect network
Elias Vansteenkiste
Brahim Al Farisi
Karel Bruneel
Dirk Stroobandt
A1
Journal Article
in
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS
2014
2013
A connection-based router for FPGAs
Elias Vansteenkiste
Karel Bruneel
Dirk Stroobandt
P1
Conference
2013
A novel tool flow for increased routing configuration similarity in multi-mode circuits
Brahim Al Farisi
Elias Vansteenkiste
Karel Bruneel
Dirk Stroobandt
C1
Conference
2013
Efficient implementation of virtual coarse grained reconfigurable arrays on FPGAS
Karel Heyse
Tom Davidson
Elias Vansteenkiste
Karel Bruneel
Dirk Stroobandt
P1
Conference
2013
Efficient implementation of virtual coarse grained reconfigurable arrays on FPGAs
Karel Heyse
Tom Davidson
Elias Vansteenkiste
Karel Bruneel
Dirk Stroobandt
C3
Conference
2013
2012
A connection router for the dynamic reconfiguration of FPGAs
Elias Vansteenkiste
Karel Bruneel
Dirk Stroobandt
C1
Conference
2012
Maximizing the reuse of routing resources in a reconfiguration-aware connection router
Elias Vansteenkiste
Karel Bruneel
Dirk Stroobandt
C1
Conference
2012