Network-on-chip (NoCs) possess high flexibility and scalability and thus represent an efficient approach for solving the communication problem in multi-core chips. However, it brings about reliability challenges. We focus on providing efficient strategies for mitigating both transient and hard errors in the NoC, for which we will develop fault-tolerant cache coherence protocols.