Project

Multi-Loop and Subsampling Phase Detector Architectures for 128 GBd PAM4 Clock and Data Recovery