Dynamic reconfiguration of FPGAs allows for an area efficient implementation of multi-mode applications. These consist of different functionalities that are mutually exclusive in time. The conventional tool flow needs a long reconfiguration time to switch between modes. This research attempts to use parameterized configurations, recently developed at HES (ELIS), to obtain smaller reconfiguration times.