Research Explorer

Your browser does not support JavaScript or JavaScript is not enabled. Without JavaScript some functions of this webapplication may be disabled or cause error messages. To enable JavaScript, please consult the manual of your browser or contact your system administrator.

Project

Analog Circuit and System Design for Powerline Signal Integrity

Outputs and Outcomes

Code

DOCT/003504

Duration

07 March 2022 → 21 September 2025 (Ongoing)

Doctoral researcher

Xiaoqin Wang

Research disciplines

No data available

Project description

No data available