Manage settings
MENU
About this site
In het Nederlands
Home
Researchers
Projects
Organisations
Publications
Infrastructure
Contact
Research Explorer
Your browser does not support JavaScript or JavaScript is not enabled. Without JavaScript some functions of this webapplication may be disabled or cause error messages. To enable JavaScript, please consult the manual of your browser or contact your system administrator.
Project
High bitrate channel modeling and transceiver optimization for advanced chip-to-chip interconnects and VDSL applications
Information
Project Team
Organisations
Outputs and Outcomes
Promotor
Marc Moeneclaey
Department of Telecommunications and information processing (TELIN)
