This project investigates the limitations of high-speed data transmission between chips. At very high frequency the interconnecting (copper) transmission lines become lossy and dispersive. To compensate these channel impairments high-speed equalization is needed in the analog domain. Pushing the technology limits of most recent chip technologies requires a new design methodology based on the co-design of lumped and distributed structures.