The goal of the project is the obtention of an automated modelling and identifaction evnironment for scalable microwave and RF components. The input data for the model extraction can be generated by order to obtain platform-indenpendent macro-models there is opted for SPICE or Verilog-A circuit description formats.