Photonic Integrated Circuits can perform a variety of functions, but they tend to be very sensitive to fabrication variations. As this impacts the chip yield, it is important that this can be assessed during the design. In this work, we develop methods to quantify the variations, extract the yield, and generate components and circuits that are tolerant to variations.