Project

High bitrate channel modeling and transceiver optimization for advanced chip-to-chip interconnects and VDSL applications