Manage settings
MENU
About this site
In het Nederlands
Home
Researchers
Projects
Organisations
Publications
Infrastructure
Contact
Research Explorer
Your browser does not support JavaScript or JavaScript is not enabled. Without JavaScript some functions of this webapplication may be disabled or cause error messages. To enable JavaScript, please consult the manual of your browser or contact your system administrator.
Researcher
Yvan Van Rentergem
Profile
Projects
Publications
Activities
Awards & Distinctions
13
Results
2007
Six synthesis methods for reversible logic
Yvan Van Rentergem
Alexis De Vos
K DE KEYSER
A1
Journal Article
in
OPEN SYSTEMS & INFORMATION DYNAMICS
2007
Synthesis of reversible logic for nanoelectronic circuits
Alexis De Vos
Yvan Van Rentergem
A1
Journal Article
in
INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS
2007
2006
From group theory to reversible computers
Alexis De Vos
Yvan Van Rentergem
Bookchapter
in
From Utopian to Genuine Unconventional Computers
2006
Group theory for reversible logic
Alexis De Vos
Yvan Van Rentergem
C1
Conference
2006
The decomposition of an arbitrary reversible logic circuit
Alexis De Vos
Yvan Van Rentergem
Koen De Keyser
A1
Journal Article
in
JOURNAL OF PHYSICS A-MATHEMATICAL AND GENERAL
2006
Using group theory in reversible computing
Yvan Van Rentergem
Alexis De Vos
Koen De Keyser
P1
Conference
2006
2005
Energy dissipation in reversible logic
Alexis De Vos
Yvan Van Rentergem
C1
Conference
2005
Implementing an arbitrary reversible logic gate
Yvan Van Rentergem
Alexis De Vos
Leo Storme
A1
Journal Article
in
JOURNAL OF PHYSICS A-MATHEMATICAL AND GENERAL
2005
Optimal design of a reversible full adder
Yvan Van Rentergem
Alexis De Vos
A2
Journal Article
in
International Journal of Unconventional Computing
2005
Power consumption in reversible logic addressed by a ramp voltage
Alexis De Vos
Yvan Van Rentergem
C1
Conference
2005
Reversible computing: from mathematical group theory to electronical circuit experiment
Alexis De Vos
Yvan Van Rentergem
C1
Conference
2005
Reversible full adders applying Fredkin gates
Yvan Van Rentergem
Alexis De Vos
C1
Conference
2005
Synthesis of reversible circuits
Alexis De Vos
Yvan Van Rentergem
C1
Conference
2005