Research Explorer

Your browser does not support JavaScript or JavaScript is not enabled. Without JavaScript some functions of this webapplication may be disabled or cause error messages. To enable JavaScript, please consult the manual of your browser or contact your system administrator.

Researcher

Peter Verplaetse

Awards & Distinctions

14 Results

2003

Hardware implementation of an EAN-13 bar code decoder

Jeroen De MaeyerHarald DevosWim MeeusPeter VerplaetseDirk Stroobandt

2002

AQUASUN: adaptive window query processing in CAD applications for physical design and verification

Michiel De WildeDirk StroobandtJan Van CampenhoutPeter Verplaetse

Getting more out of Donath`s hierarchical model for interconnect prediction

Joni DambrePeter VerplaetseDirk StroobandtJan Van Campenhout

Synthetic Benchmark Circuits for Timing-driven Physical Design Applications.

Peter VerplaetseDirk StroobandtJan Van Campenhout

2001

A stochastic model for the interconnection topology of digital circuits

Peter VerplaetseDirk StroobandtJan Van Campenhout

A1 Journal Article in IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS

On Partitioning vs. Placement Rent Properties.

Peter VerplaetseJoni DambreDirk StroobandtJan Van Campenhout

On Rent's Rule for Rectangular Regions.

Joni DambrePeter VerplaetseDirk StroobandtJan Van Campenhout

Refinements of Rent's rule allowing accurate interconnect complexity modeling

Peter Verplaetse

2000

A Stochastic Model for Interconnection Complexity based on Rent's Rule.

Peter VerplaetseDirk StroobandtJan Van Campenhout

Generating synthetic benchmark circuits for evaluating CAD tools.

Dirk StroobandtPeter VerplaetseJan Van Campenhout

A1 Journal Article in IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS

On Synthetic Benchmark Generation Methods.

Peter VerplaetseJan Van CampenhoutDirk Stroobandt

On synthetic benchmark generation methods

Peter VerplaetseJan Van CampenhoutDirk Stroobandt

1999

Towards Synthetic Benchmark Circuits for Evaluating Timing-Driven CAD Tools.

Dirk StroobandtPeter VerplaetseJan Van Campenhout

1998

ESCAPE: Environment for the Simulation of Computer Architectures for the Purpose of Education

Jan Van CampenhoutPeter VerplaetseHenk Neefs