Manage settings
MENU
About this site
In het Nederlands
Home
Researchers
Projects
Organisations
Publications
Contact
Research Explorer
Your browser does not support JavaScript or JavaScript is not enabled. Without JavaScript some functions of this webapplication may be disabled or cause error messages. To enable JavaScript, please consult the manual of your browser or contact your system administrator.
Researcher
Jo Pletinckx
Profile
Projects
Publications
Activities
13
Results
2003
A Java-Based Embedded Digital Signal Processing System
Zhe Lou
Stefaan Verschuere
Jo Pletinckx
Xing-Zhi Qiu
Jan Vandewege
Bookchapter
in
Wseas Transactions on Computers
2003
A Java-based embedded digital signal processing system
Zhe Lou
Stefaan Verschuere
Jo Pletinckx
Xing-Zhi Qiu
Jan Vandewege
C1
Conference
2003
A novel low-memory SPIHT codec for embedded progressive wavelet-based image compression
Zhe Lou
Xing-Zhi Qiu
Stefaan Verschuere
Jo Pletinckx
Jan Vandewege
C1
Conference
2003
Creating quasistatic, parameterized FPGA designs
Jo Pletinckx
Jan Vandewege
A1
Journal Article
in
EDN
2003
Creating quasistatic,parameterized FPGA designs
Jo Pletinckx
Jan Vandewege
A2
Journal Article
in
EDN Europe
2003
Real-time twisted pair line emulation
Jo Pletinckx
Jan Vandewege
C1
Conference
2003
Web-based embedded control platform
Zhe Lou
Jo Pletinckx
Stefaan Verschuere
Xing-Zhi Qiu
Jan Vandewege
C1
Conference
2003
Web-based embedded control platform
Zhe Lou
Jo Pletinckx
Stefaan Verschuere
Jan Vandewege
P1
Conference
2003
2002
A fixed point optimisation scheme for direct form IIR filters
Jo Pletinckx
Rik Vlaminck
Stefaan Verschuere
Stijn Bertrem
Jan Vandewege
C1
Conference
2002
A fixed point optimisation scheme for direct form IIR filters.
Jo Pletinckx
Rik Vlaminck
Stefaan Verschuere
Stijn Bertrem
Jan Vandewege
Bookchapter
in
A series of Reference Books and Textbooks, Electrical and Computer Engineering Series, Recent Advances in Circuits, Systems and Signal Processing, 2002
2002
FPGA based real-time constrained time area optimized IIR design using digital-serial arithmetic
Rik Vlaminck
Jo Pletinckx
Stefaan Verschuere
Stijn Bertrem
Jan Vandewege
C1
Conference
2002
FPGA based real-time constrained time area optimized IIR design using digital-serial arithmetic.
Rik Vlaminck
Jo Pletinckx
Stefaan Verschuere
Stijn Bertrem
Jan Vandewege
Bookchapter
in
A series of Reference Books and Textbooks, Electrical and Computer Engineering Series, Recent Advances in Circuits, Systems and Signal Processing, 2002
2002
2000
Low latency spectral filtering and simultaneous spectrum estimation
Jo Pletinckx
Tom Sys
Rik Vlaminck
Bart De Zwaef
Stijn Bertrem
Jan Vandewege
C1
Conference
2000