Manage settings
MENU
About this site
In het Nederlands
Home
Researchers
Projects
Organisations
Publications
Infrastructure
Contact
Research Explorer
Your browser does not support JavaScript or JavaScript is not enabled. Without JavaScript some functions of this webapplication may be disabled or cause error messages. To enable JavaScript, please consult the manual of your browser or contact your system administrator.
Researcher
Dries Vercaemer
Profile
Projects
Publications
Activities
Awards & Distinctions
6
Results
2019
Improving the performance of one-bit continuous-time sigma-delta modulators
Dries Vercaemer
Pieter Rombouts
Dissertation
2019
Low-pass filtering SC-DAC for reduced jitter and slewing requirements on CTSDMs
Dries Vercaemer
Johan Raman
Pieter Rombouts
A1
Journal Article
in
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS
2019
2018
Experimental results on PWM linearization of a VCO-ADC with 3rd order noise shaping
Amir Babaie Fishani
Dries Vercaemer
Johan Raman
Pieter Rombouts
P1
Conference
2018
2017
Passive loop filter assistance for CTSDMs
Dries Vercaemer
Johan Raman
Pieter Rombouts
A1
Journal Article
in
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS
2017
Passive loop filter assistance for CTSDMs
Dries Vercaemer
Johan Raman
Pieter Rombouts
C3
Conference
2017
2016
Analyzing the effect of clock jitter on self-oscillating sigma delta modulators
Dries Vercaemer
Pieter Rombouts
A1
Journal Article
in
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS
2016