Manage settings
MENU
About this site
In het Nederlands
Home
Researchers
Projects
Organisations
Publications
Infrastructure
Contact
Research Explorer
Your browser does not support JavaScript or JavaScript is not enabled. Without JavaScript some functions of this webapplication may be disabled or cause error messages. To enable JavaScript, please consult the manual of your browser or contact your system administrator.
Researcher
Almutaz Adileh
Profile
Projects
Publications
Activities
Awards & Distinctions
9
Results
2020
Precise runahead execution
Ajeya Naithani
Josué Feliu Pérez
Almutaz Adileh
Lieven Eeckhout
P1
Conference
2020
2019
Adaptive memory-side last-level GPU caching
Xia Zhao
Almutaz Adileh
Zhibin Yu
Zhiying Wang
Aamer Jaleel
Lieven Eeckhout
P1
Conference
2019
Modeling emerging memory-divergent GPU applications
Lu Wang
Magnus Jahre
Almutaz Adileh
Zhiying Wang
Lieven Eeckhout
A1
Journal Article
in
IEEE COMPUTER ARCHITECTURE LETTERS
2019
Precise runahead execution
Ajeya Naithani
Josue Feliu
Almutaz Adileh
Lieven Eeckhout
A1
Journal Article
in
IEEE COMPUTER ARCHITECTURE LETTERS
2019
Racing to hardware-validated simulation
Almutaz Adileh
Cecilia González-Álvarez
Juan Miguel De Haro Ruiz
Lieven Eeckhout
P1
Conference
2019
2018
Architectural support for probabilistic branches
Almutaz Adileh
David J. Lilja
Lieven Eeckhout
P1
Conference
2018
Maximizing heterogeneous processor performance under power constraints
Almutaz Adileh
Lieven Eeckhout
Dissertation
2018
2017
LA-LLC : inter-core locality-aware last-level cache to exploit many-to-many traffic in GPGPUs
Xia Zhao
Yuxi Liu
Almutaz Adileh
Lieven Eeckhout
A1
Journal Article
in
IEEE COMPUTER ARCHITECTURE LETTERS
2017
2016
Maximizing heterogeneous processor performance under power constraints
Almutaz Adileh
Stijn Eyerman
Aamer Jaleel
Lieven Eeckhout
A1
Journal Article
in
ACM TRANSACTIONS ON ARCHITECTURE AND CODE OPTIMIZATION
2016